#### **Physics of Advanced CMOS VLSI**

#### Dennis Buss Texas Instruments, Inc. Dallas, Texas USA

# Conclusions

- For the past 35 years, transistors have been developed using "Electrical Engineering Physics", which was codified in the early 60's
- As the industry approaches the "End of Roadmap", Electrical Engineering Physics is no longer sufficient. Technology development increasingly requires
  - Sophisticated quantum physics
  - Non-equilibrium Boltzmann transport
  - Material science at the atomic and electron orbital level
- This has implications for
  - Physics education
  - Career opportunities for physicists in the semiconductor industry

# Agenda


- Introduction to CMOS VLSI Technology
- Physics challenges to continued VLSI scaling
- Conclusion


#### Integrated Circuit – 1958

20 BO NO.043601 DATE Lept 12, 1958


a show to for a place alift and The de PLE l'anno ava as were form with To Fwill the wafer is chosen. that The waps in

US Patent # 3,138,743 Filed Feb. 6, 1959






# **MOS Scaling**




#### **Moore's Law**




# 34 Years of History


	1970	Today	Change
Feature Size	6 um	90 nm	70x Reduction
Transistor Density			5000x Increase
Chip Size	~10 mm²	~400 mm²	40x Increase
Transistors/Chip	1000	200 M	200,000x Increase
Clock Frequency	100 kHz	> 1 GHz	>10,000x Increase
Power Dissipation	~100 mW	~100 W	~1000x Increase
Fab Cost	~\$10 M	>\$1 B	>100x Increase
WW IC Revenue	\$700 M	\$170 B	240x Increase
WW Electronics	\$70 B	\$1.1 T	16x Increase
Revenue			

### **Electrical Engineering Physics**




## High Performance Processor @ 90nm






- 256 million transistors
- 37nm gate length
- PNO gate: 10 nm EOT
- NiSi<sub>2</sub>/Poly gate
- 8 levels Cu with low-k interlevel dielectric


#### **Heading for Change**



# **Heading for Change**



# Lithography




Lithography will not ultimately limit IC feature size!

# Agenda


- Introduction to CMOS VLSI Technology
- Physics Challenges to Continued VLSI Scaling
  - Gate insulator
  - Gate electrode
  - Carrier scattering
  - Quantum behavior of carriers in the presence of stress
  - Non-equilibrium Boltzmann transport
  - Tunneling
  - Discrete positioning of dopant atoms
  - Electrostatics
  - Simulation
- Conclusion

# **Gate Insulator**




#### Voltage Reduction Achieved by


- Reduction in  $t_{ox} \approx 10A$  in 2004
- Increase in  $\varepsilon_{ox}$  using Plasma Nitrided Oxide (PNO)




2000


#### **Gate Insulator**








#### **Metal Gate**




#### **Electrons in Si**


#### **Stark Effect**




#### **Effect of Strain**



#### Holes in [110] Uniaxially Compressed Si



# **Discrete Channel Dopants**




**Discrete Channel Dopants** Introduce I<sub>OFF</sub> Fluctuations and I<sub>OFF</sub> Degradation


Discrete

Doping

# Myth of the MOSFET Switch



#### **Electrostatics**



– Degraded sub-threshold slope –

$$\frac{kT}{q} \frac{C_{ox} + C_{P}}{C_{ox}}$$

 Increased drain induced barrier lowering (DIBL)

> Multi-Gate FETs show promise of extending scaling for several generations beyond planar CMOS

# Conclusion

- Scaling CMOS to the "End of Roadmap" will require sophisticated condensed matter physics.
  - Gate stack: Atomic and electron orbital understanding of this complex material system
  - Quantum behavior of carriers
    - High perpendicular E field
    - Stress
  - Non-equilibrium Boltzmann transport
  - Tunneling: Gate insulator and Drain-to-Substrate
  - Simulation
- Sophisticated condensed matter physics will also be required to invent and develop electronics beyond CMOS
  - Single Electron Transistor (SET)
  - Carbon Nano-tube (CNT)
  - Molecular Electronics
  - Spintronics
  - Quantum Computing